ad1

Tuesday, December 8, 2015

SAR ADC Clock Cycle Allocation

Sample: 1 clock cycle
conversion: Nb clock cycle
(optional) one additional cycle to gate the DAC value as SAR ADC output.

No comments:

Post a Comment